Regviz

Silicon Labs /Series1 /EFM32GG12B /EFM32GG12B430F512IL112 /QSPI0 /CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG12B/EFM32GG12B430F512IL112/QSPI0/CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENBSPI)ENBSPI 0 (SELCLKPOL)SELCLKPOL 0 (SELCLKPHASE)SELCLKPHASE 0 (PHYMODEENABLE)PHYMODEENABLE 0 (ENBDEVHOLD)ENBDEVHOLD 0 (ENBDEVRST)ENBDEVRST 0 (DEVRSTCONFIG)DEVRSTCONFIG 0 (ENBDIRACCCTLR)ENBDIRACCCTLR 0 (ENBLEGACYIPMODE)ENBLEGACYIPMODE 0 (PERIPHSELDEC)PERIPHSELDEC 0PERIPHCSLINES 0 (WRPROTFLASH)WRPROTFLASH 0 (ENBAHBADDRREMAP)ENBAHBADDRREMAP 0 (ENTERXIPMODE)ENTERXIPMODE 0 (ENTERXIPMODEIMM)ENTERXIPMODEIMM 0MSTRBAUDDIV 0 (ENABLEAHBDECODER)ENABLEAHBDECODER 0 (ENABLEDTRPROTOCOL)ENABLEDTRPROTOCOL 0 (PIPELINEPHY)PIPELINEPHY 0 (CRCENABLE)CRCENABLE 0 (DUALBYTEOPCODEEN)DUALBYTEOPCODEEN 0 (IDLE)IDLE

Description

Octal-SPI Configuration Register

Fields

ENBSPI

QSPI Enable
SELCLKPOL

Clock Polarity, CPOL
SELCLKPHASE

Clock Phase, CPHA
PHYMODEENABLE

PHY Mode Enable
ENBDEVHOLD

Enable Device Hold
ENBDEVRST

Enable Device Reset
DEVRSTCONFIG

Device Reset Configuration
ENBDIRACCCTLR

Enable Direct Access Controller
ENBLEGACYIPMODE

Legacy IP Mode Enable
PERIPHSELDEC

Peripheral Select Decode
PERIPHCSLINES

Peripheral Chip Select Lines
WRPROTFLASH

Write Protect Flash Pin
ENBAHBADDRREMAP

Enable Address Remapping
ENTERXIPMODE

Enter XIP Mode on Next READ
ENTERXIPMODEIMM

Enter XIP Mode Immediately
MSTRBAUDDIV

Master Mode Baud Rate Divisor
ENABLEAHBDECODER

Enable Address Decoder
ENABLEDTRPROTOCOL

Enable DTR Protocol
PIPELINEPHY

Pipeline PHY Mode Enable
CRCENABLE

CRC Enable Bit
DUALBYTEOPCODEEN

Dual-byte Opcode Mode Enable Bit
IDLE

Serial Interface and Low Level SPI Pipeline is IDLE

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data